Achieving PCI Express physical-layer San Francisco CA

To develop effective receiver and transmitter tests for a faster rate, you'll need an understanding of PCI Express specifications as well as knowledge of system architectures, receiver tolerance measurements, stress elements, and transmitter PLL response.

Local Companies

OneClickFix
(415) 240-9614
244 Capp St.
San Francisco, CA
Techsavies
(415) 673-1776
1040 Larkin St.
San Francisco, CA
Optimal Programs, Inc.
(415) 699-7832
PO Box 225098
San Francisco, CA
Parachute
(415) 501-9400
5758 Geary Blvd., Ste. 201
San Francisco, CA
Hard Drive Data Recovery
510-502-4165
1333 Shattuck Ave. #C
Berkeley, CA
Data Recovery Group
(877) 380-3282
1821 Marina Blvd.
San Leandro, CA
SF Bay Area Low Cost Data Recovery
510-978-6549
Liberty Street
San Leandro, CA
Anderson Voice & Data
(415) 227-4400
576 Natoma St
San Francisco, CA
Eric Swanson Network Consulting
(415) 861-2867
215 Dore A St
San Francisco, CA
Integral Tech the
(415) 552-8186
San Francisco, CA

provided by: Test and Measurement World

With the emergence of the PCI Express 2.0 specification, data-transfer rates doubled from 2.5 GT/s to 5.0 GT/s. To develop effective receiver and transmitter tests for this faster rate, you'll need an understanding of PCI Express specifications as well as knowledge of system architectures, receiver tolerance measurements, stress elements, and transmitter PLL response.

In the 1-hr Webcast ?Pass PCI Express physical layer compliance testing the first time,? Bent Hessen-Schmidt, VP of business development at SyntheSys Research, covers these topics and describes trends in jitter compliance methodology.

Schmidt cites evidence of the difficulties of migrating to PCI Express 2.0: During the first half of 2007, only 10% of 2.5-GT/s PLL designs failed, while 60% of 5-GT/s implementations did. He notes that it is important that both the transmitter and receiver in a common-clock PCI Express design should track the single reference clock nearly identically to prevent clock jitter from contaminating data. He describes using a spectrum analyzer and a clock PLL analyzer to characterize PLL, contending that the clock analyzer provides better accuracy and repeatability.

Schmidt ends by describing dual-port measurements and saying that test methods are evolving to favor the use of sampling instruments as PCI Express speeds move toward 8-GT/s, with the concomitant 20-GHz fifth-order harmonics.



author: Rick Nelson, Chief Editor

Test and Measurement World. Copyright © 2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.

Featured Local Company

OneClickFix

(415) 240-9614
244 Capp St.
San Francisco, CA