Achieving PCI Express physical-layer Seattle WA

To develop effective receiver and transmitter tests for a faster rate, you'll need an understanding of PCI Express specifications as well as knowledge of system architectures, receiver tolerance measurements, stress elements, and transmitter PLL response.

Local Companies

911ComputerCare.net
866-491-1722
814 4th Ave
Seattle, WA
FiberCloud, Inc.
(206) 777-9999
2001 6th Ave.,
Seattle, WA
Metagyre, Inc.
(360) 697-3386
1249 NW Arcadia Ct.,
Seattle, WA
Ioopa Technology Group
(206) 297-3777
13619 Mukilteo Speedway #618 Lynnwood
Seattle, WA
Applied Technology Consulting
(206) 632-2319
2110 N Pacific St
Seattle, WA
Captivate Networks
(206) 903-0162
520 Pike St Ste 2610
Seattle, WA
Emerald Network Company
(206) 284-9999
655 Crockett St Apt A403
Seattle, WA
Enterprise Network Solutions
(206) 932-3708
Seattle, WA
Ioopa Technology Group
(206) 297-3777
Seattle, WA
Dagaz Group the
(206) 323-8656
1700 Westlake Ave N
Seattle, WA

provided by: Test and Measurement World

With the emergence of the PCI Express 2.0 specification, data-transfer rates doubled from 2.5 GT/s to 5.0 GT/s. To develop effective receiver and transmitter tests for this faster rate, you'll need an understanding of PCI Express specifications as well as knowledge of system architectures, receiver tolerance measurements, stress elements, and transmitter PLL response.

In the 1-hr Webcast ?Pass PCI Express physical layer compliance testing the first time,? Bent Hessen-Schmidt, VP of business development at SyntheSys Research, covers these topics and describes trends in jitter compliance methodology.

Schmidt cites evidence of the difficulties of migrating to PCI Express 2.0: During the first half of 2007, only 10% of 2.5-GT/s PLL designs failed, while 60% of 5-GT/s implementations did. He notes that it is important that both the transmitter and receiver in a common-clock PCI Express design should track the single reference clock nearly identically to prevent clock jitter from contaminating data. He describes using a spectrum analyzer and a clock PLL analyzer to characterize PLL, contending that the clock analyzer provides better accuracy and repeatability.

Schmidt ends by describing dual-port measurements and saying that test methods are evolving to favor the use of sampling instruments as PCI Express speeds move toward 8-GT/s, with the concomitant 20-GHz fifth-order harmonics.



author: Rick Nelson, Chief Editor

Test and Measurement World. Copyright © 2008 Reed Business Information, a division of Reed Elsevier Inc. All rights reserved.

Featured Local Company

911ComputerCare.net

866-491-1722
814 4th Ave
Seattle, WA
http://www.911ComputerCare.net